Logo
Northrop Grumman Corp. (JP)

Senior Principal Digital Engineer (FPGA and ASIC Design)

Northrop Grumman Corp. (JP), Baltimore, Maryland, United States, 21276


Requisition ID: R10171248

Category:

Engineering

Location:

Baltimore, Maryland, United States of America

Clearance Type:

Secret

Telecommute:

No - Teleworking not available for this position

Shift:

1st Shift (United States of America)

Travel Required:

Yes, 10% of the Time

Relocation Assistance:

Relocation assistance may be available

Positions Available:

1

At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work.

We are looking for you to join our team as a Principal Digital Engineer/Senior Principal Digital Engineer (FPGA and ASIC Design) based out of Linthicum, MD.

What You’ll get to Do:

Work closely with design engineers and utilize your knowledge of modern design methods, tools and techniques.

Develop testbench, tests, verification IP (VIP), verification models, coverage models, extensive simulation and debug, code coverage and functional coverage, generation and analysis of reports and metrics, documentation, etc.

Operate in a team environment and collaborate across different teams to accomplish the goals.

This position is contingent upon contract award, successful transfer of an active DoD Secret Clearance and the ability to obtain Special Program Access (SAP) prior to start.

Basic Qualifications:

Bachelor’s degree with 8 years of experience, a Master’s degree with 6 years of experience or a PhD with 3 years of experience in Electrical Engineering, Computer Engineering, Computer Science, or related technical fields; an additional 4 years of experience may be considered in lieu of a degree.

U.S Citizenship is required.

An active DoD Secret Security Clearance is required with the ability to obtain Special Program Access (SAP) prior to start.

Experience with industry standard FPGA design implementation tools for IP integration, PnR, CDC such as Xilinx Vivado, Intel Quartus, and QuestaSim.

Working knowledge of full product life cycle (requirements, design, implementation and test) of FPGA Design and/or ASIC Design.

Knowledge of System Verilog, Verilog and/or VHDL.

Preferred Qualifications:

Advanced Degrees in Electrical Engineering, Computer Engineering, Computer Science, or related technical fields.

Active DoD Top Secret Clearance or higher.

Experience with industry standard ASIC front-end design tools for synthesis, LEC, CDC.

Experience with STA constraints generation and timing closure.

Experience with MATLAB, Mentor Graphics design tools, Synopsys or similar tools.

Familiarity with Xilinx and Intel FPGA technology.

As a full-time employee of Northrop Grumman Mission Systems, you are eligible for our robust benefits package including:

Medical, Dental & Vision coverage.

401k.

Educational Assistance.

Life Insurance.

Employee Assistance Programs & Work/Life Solutions.

Paid Time Off.

Health & Wellness Resources.

Employee Discounts.

Salary Range:

$139,700 - $209,500

The above salary range represents a general guideline; however, Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate's experience, education, skills and current market conditions.

Northrop Grumman is committed to hiring and retaining a diverse workforce. We are proud to be an Equal Opportunity/Affirmative Action Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO/AA and Pay Transparency statement, please visit. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.

#J-18808-Ljbffr