Infinera
Principal Analog Mixed-Signal Design Engineer
Infinera, Sunnyvale, California, United States, 94087
Principal Analog Mixed-Signal Design Engineer
Location: Sunnyvale, CaliforniaTime Type: Full timePosted: 4 Days AgoJob Requisition ID: 2024712CA Pay Range (Annual):
$161,000.00 - $299,000.00At Infinera, your base pay is one part of your total compensation package. Your actual base pay will depend on your skills, qualifications, experience, and location. This role may be eligible for equity grants, discretionary bonuses, or commission payments. The amount of these incentives is based on the terms of the Company’s incentive plans, the Company’s financial performance, and/or individual employee job performance.Infinera also offers paid leave, medical, dental, and vision coverage, 401(k), life, and disability insurance to eligible employees.Infinera is the global supplier of innovative networking solutions. Our customers include the leading service providers, data center operators, internet content providers (ICPs), cable operators, enterprises, and government agencies worldwide, including 9 of the top 10 Tier 1 service providers and 6 of the top 7 ICPs. We design, develop, and deliver hardware and software for fiber-based connectivity solutions that span access, aggregation, metro, long haul, and submarine networks. Our industry-leading, trendsetting edge-to-core solutions provide the foundation for many of the world’s largest and most demanding networks that generate billions in service revenue for our customers.Essential Functions and Key Responsibilities:Design, implement, and simulate the functionality and performance of high resolution data-converters including DACs and ADCs;Design, implement, and simulate the functionality and performance of other various low power, low noise analog circuits such as band-gap and reference circuits, opamps and output buffers;Craft layout floor plans to optimize the overall performance; Supervise the layout activities and give concise guidelines to layout engineers, need to be hands-on in drawing layout if necessary;Develop the analog testing plans and work with the PE/TE teams to characterize the functionality and performance of the products to ensure the quality;Need to comply with the team’s design methodologies and release flows.Mandatory Knowledge/Skills/Abilities:Must be extremely familiar with essential CAD tools, such as Cadence Virtuoso, Spectre, Layout and Layout-XL, Mentor AFS and Calibre.Must have a proven tracking record of designing data-converters and taking them to production;Must have a good understanding of standard CMOS as well as high-voltage technologies (e.g. BCD) analog / mixed-signal design methodologies and circuit analysis;Must have a good understanding of ESD protections;Must have a good understanding of device physics and the impacts of layout effects;Able to perform the behavioral modeling of the blocks and circuits with Verilog-A or Verilog-AMS;Collaborative with other local or remote team members in a professional environment.Preferred Knowledge/Skill/Abilities:Fluent in verbal and written communications;Capable of coaching and mentoring new or junior circuit designers and layout engineers;Independently resolves issues and conquers design challenges;Self-motivated and detail-oriented.Education and Experience Requirements:Principal Design Engineer: M.S. in E.E. with 12+ years experience, or Ph.D. in E.E. with 8+ years experienceSenior Principal Design Engineer: M.S. in E.E. with 15+ years experience, or Ph.D. in E.E. with 12+ years experience#LI-SR2This position requires direct or indirect access to certain confidential information, hardware, software, technology, or technical information (referred to here as “Export-Controlled Information”) controlled under the U.S. International Traffic in Arms Regulations (ITAR) and/or the U.S. Export Administration Regulations (EAR). All personnel in this position must be eligible to or be able to obtain authorization from the appropriate agency to access applicable Export-Controlled Information.Your employment or engagement with Infinera shall be contingent on verifying your eligibility or requirement for obtaining a necessary license and/or authorization from the appropriate agency. You will be required to provide certain information for export control compliance assessment purposes, and your information will be reviewed by Infinera's hiring and export control teams to ensure compliance with the U.S. export control laws and regulations.Infinera is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, sex, color, religion, sexual orientation, gender identity, national origin, disability status, protected veteran status, or any other characteristic protected by law. Infinera complies with all applicable state and local laws governing nondiscrimination in employment.
#J-18808-Ljbffr
Location: Sunnyvale, CaliforniaTime Type: Full timePosted: 4 Days AgoJob Requisition ID: 2024712CA Pay Range (Annual):
$161,000.00 - $299,000.00At Infinera, your base pay is one part of your total compensation package. Your actual base pay will depend on your skills, qualifications, experience, and location. This role may be eligible for equity grants, discretionary bonuses, or commission payments. The amount of these incentives is based on the terms of the Company’s incentive plans, the Company’s financial performance, and/or individual employee job performance.Infinera also offers paid leave, medical, dental, and vision coverage, 401(k), life, and disability insurance to eligible employees.Infinera is the global supplier of innovative networking solutions. Our customers include the leading service providers, data center operators, internet content providers (ICPs), cable operators, enterprises, and government agencies worldwide, including 9 of the top 10 Tier 1 service providers and 6 of the top 7 ICPs. We design, develop, and deliver hardware and software for fiber-based connectivity solutions that span access, aggregation, metro, long haul, and submarine networks. Our industry-leading, trendsetting edge-to-core solutions provide the foundation for many of the world’s largest and most demanding networks that generate billions in service revenue for our customers.Essential Functions and Key Responsibilities:Design, implement, and simulate the functionality and performance of high resolution data-converters including DACs and ADCs;Design, implement, and simulate the functionality and performance of other various low power, low noise analog circuits such as band-gap and reference circuits, opamps and output buffers;Craft layout floor plans to optimize the overall performance; Supervise the layout activities and give concise guidelines to layout engineers, need to be hands-on in drawing layout if necessary;Develop the analog testing plans and work with the PE/TE teams to characterize the functionality and performance of the products to ensure the quality;Need to comply with the team’s design methodologies and release flows.Mandatory Knowledge/Skills/Abilities:Must be extremely familiar with essential CAD tools, such as Cadence Virtuoso, Spectre, Layout and Layout-XL, Mentor AFS and Calibre.Must have a proven tracking record of designing data-converters and taking them to production;Must have a good understanding of standard CMOS as well as high-voltage technologies (e.g. BCD) analog / mixed-signal design methodologies and circuit analysis;Must have a good understanding of ESD protections;Must have a good understanding of device physics and the impacts of layout effects;Able to perform the behavioral modeling of the blocks and circuits with Verilog-A or Verilog-AMS;Collaborative with other local or remote team members in a professional environment.Preferred Knowledge/Skill/Abilities:Fluent in verbal and written communications;Capable of coaching and mentoring new or junior circuit designers and layout engineers;Independently resolves issues and conquers design challenges;Self-motivated and detail-oriented.Education and Experience Requirements:Principal Design Engineer: M.S. in E.E. with 12+ years experience, or Ph.D. in E.E. with 8+ years experienceSenior Principal Design Engineer: M.S. in E.E. with 15+ years experience, or Ph.D. in E.E. with 12+ years experience#LI-SR2This position requires direct or indirect access to certain confidential information, hardware, software, technology, or technical information (referred to here as “Export-Controlled Information”) controlled under the U.S. International Traffic in Arms Regulations (ITAR) and/or the U.S. Export Administration Regulations (EAR). All personnel in this position must be eligible to or be able to obtain authorization from the appropriate agency to access applicable Export-Controlled Information.Your employment or engagement with Infinera shall be contingent on verifying your eligibility or requirement for obtaining a necessary license and/or authorization from the appropriate agency. You will be required to provide certain information for export control compliance assessment purposes, and your information will be reviewed by Infinera's hiring and export control teams to ensure compliance with the U.S. export control laws and regulations.Infinera is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, sex, color, religion, sexual orientation, gender identity, national origin, disability status, protected veteran status, or any other characteristic protected by law. Infinera complies with all applicable state and local laws governing nondiscrimination in employment.
#J-18808-Ljbffr