Synopsys, Inc.
Physical Design Specialist
Synopsys, Inc., Sunnyvale, California, United States, 94087
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.Business Area DescriptionOur Customer Success Group business is all about building high-performance silicon chips—faster. We’re the world’s leading provider of solutions for designing and verifying advanced silicon chips. And we design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance—eliminating months off their project schedules.We’re looking for a Physical Design Specialist (PDS) to join the team.In this role you would be:The primary focus of the Physical Design Specialist (PDS) is to support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in cost, quality, and development time for projects. PDS are expected to possess Place & Route (physical), Synthesis (logical and physical), and STA experience and knowledge. PDS AEs are expected to be knowledgeable in multiple domains of design implementation and understand codependency of flow and methodology such as
Macro & Standard Cell Placement, Clock Tree Synthesis, Routing, Advanced Timing Optimization techniques.
Additional knowledge of
AI driven Methodologies,
RTL Coding, Synthesis, Equivalency check, Constraints (timing & Power Signoff) is preferable.PDS AEs will articulate design methodologies involving Synopsys tools at a very advanced Node (Sub 5nm) using
Synopsys Full RTL-to-GDSII solution
(Fusion Compiler / IC Compiler II/ICC2). Development time will be spent gaining expertise in additional or specialization tools, broadening focus from product emphasis to methodology, sharpening Account Management skills, and learning to leverage success.PDS AEs are expected to manage multiple customer activities concurrently, and work with Account Managers and AC management to set their priorities. Sales support roles include product demonstrations, evaluations, and competitive benchmarking. Customer support roles include training, problem resolution, and technical account management. PDS AEs must be able to interact effectively with end-users at customer sites, as well as first-level managers. PDS AEs also participate in account planning, where they work as part of the account team to develop the Synopsys solution to customer problems by bringing their understanding of customers' needs and issues.Key Qualifications:Design Implementation experience should include ASIC design using industry-standard tools (Placement, Optimization, CTS, Routing).RTL to GDSII full flow experience or knowledge is preferable.Strong interest and understanding of Advanced Node & Design methodologies are required.In-depth Synopsys Back end tool (Logical and Physical Synthesis, AI methodologies, Timing Closure techniques, Macro Placement, Routing at advanced Node, Static Timing Analysis, including noise analysis) experience and knowledge are required.Knowledge of several Clock Tree Synthesis methodologies like H-Tree, MS-CTS is preferred.Excellent verbal and written presentation/communication skills are mandatory.Customer sensitivity, the ability to multiplex many issues & set priorities, and the desire to help customers exploit new technologies are essential for success in the position.Preferred Experience:BSEE or equivalent, required with 7+ years of experience, or MSEE, or equivalent with 5+ years of experience.Tool knowledge expected: Back end P&R tools ( Fusion Compiler, ICC2, Innovus ).Tool knowledge (preferred): front end Synthesis tools (Fusion Compiler, Design Compiler, Genus).Tool knowledge (preferred): STA (Primetime, Tempus).
#J-18808-Ljbffr
Macro & Standard Cell Placement, Clock Tree Synthesis, Routing, Advanced Timing Optimization techniques.
Additional knowledge of
AI driven Methodologies,
RTL Coding, Synthesis, Equivalency check, Constraints (timing & Power Signoff) is preferable.PDS AEs will articulate design methodologies involving Synopsys tools at a very advanced Node (Sub 5nm) using
Synopsys Full RTL-to-GDSII solution
(Fusion Compiler / IC Compiler II/ICC2). Development time will be spent gaining expertise in additional or specialization tools, broadening focus from product emphasis to methodology, sharpening Account Management skills, and learning to leverage success.PDS AEs are expected to manage multiple customer activities concurrently, and work with Account Managers and AC management to set their priorities. Sales support roles include product demonstrations, evaluations, and competitive benchmarking. Customer support roles include training, problem resolution, and technical account management. PDS AEs must be able to interact effectively with end-users at customer sites, as well as first-level managers. PDS AEs also participate in account planning, where they work as part of the account team to develop the Synopsys solution to customer problems by bringing their understanding of customers' needs and issues.Key Qualifications:Design Implementation experience should include ASIC design using industry-standard tools (Placement, Optimization, CTS, Routing).RTL to GDSII full flow experience or knowledge is preferable.Strong interest and understanding of Advanced Node & Design methodologies are required.In-depth Synopsys Back end tool (Logical and Physical Synthesis, AI methodologies, Timing Closure techniques, Macro Placement, Routing at advanced Node, Static Timing Analysis, including noise analysis) experience and knowledge are required.Knowledge of several Clock Tree Synthesis methodologies like H-Tree, MS-CTS is preferred.Excellent verbal and written presentation/communication skills are mandatory.Customer sensitivity, the ability to multiplex many issues & set priorities, and the desire to help customers exploit new technologies are essential for success in the position.Preferred Experience:BSEE or equivalent, required with 7+ years of experience, or MSEE, or equivalent with 5+ years of experience.Tool knowledge expected: Back end P&R tools ( Fusion Compiler, ICC2, Innovus ).Tool knowledge (preferred): front end Synthesis tools (Fusion Compiler, Design Compiler, Genus).Tool knowledge (preferred): STA (Primetime, Tempus).
#J-18808-Ljbffr