Broadcom
Digital Design: Lead SerDes Digital IP Design Engineer
Broadcom, Fort Collins, Colorado, us, 80523
Job Description:
Digital Design: Lead SerDes Digital IP Design Engineer:
Oversees definition, design, verification co-definition, and documentation for SerDes development. Leads architecture design, rtl development, constraints, synthesis, timing analysis, verification, documentation, and support for SerDes designs. Knowledge of all aspects of the process flow from high-level RTL design to synthesis, RTL/netlist audits (using tools such as Spyglass), Formal verification, constraints development and analysis in the context of synthesis and overall use in PrimeTime, Timing model generation (ETM/.db). In-depth knowledge of SerDes specifications, integration, and design. First contact for any customer questions.
Responsibilities:
Responsible for Database and tools management.
Knowledge:
In-depth knowledge of SerDes architecture and protocols a must.
RTL, Verification, Synthesis flows, lint and CDC analysis (Spyglass), constraints development and timing model creation (PrimeTime).
Knowledge of Spyglass, VC Spyglass, design compiler, and PrimeTime.
Job Complexity:
Lead designer is responsible for guiding/mentoring other team members and users of the SerDes macro block. Works on significant and unique development and support issues where analysis of situations or data requires an evaluation of intangibles along with an in-depth understanding of the underlying designs and implementation techniques used. Exercises independent judgment in methods, techniques, and evaluation criteria for obtaining results. Creates formal networks involving coordination among groups and works well with individuals and teams spread across geographical time-zones.
Supervision:
Acts independently to determine methods and procedures on new or special assignments. May supervise the activities of others. Works in close collaboration with his/her supervisor and can effectively context-switch and multi-task based on business needs.
Experience:
Typically requires a minimum of 15+ years of in-depth SerDes experience with emphasis on digital/mix signal interfacing. At this level, post-graduate coursework may be expected. Expert in RTL coding styles, constraints development, and timing model creation along with audit management and formality is a critical must-have. Works on significant and unique development and support issues where analysis of situations or data requires an evaluation of intangibles along with an in-depth understanding of the underlying protocol and implementation techniques used. Exercises independent judgment in methods, techniques, and evaluation criteria for obtaining results. Creates formal networks involving coordination among groups and works well with individuals.
Qualifications: Requirements
Bachelors in Electrical/Electronics engineering with at least 15 years or more experience in SerDes architecture and digital design.
In-depth knowledge of VLSI design tools for lint, CDC, synthesis, Verification, DFT insertion, timing analysis, and scripting languages.
Proficiency in UNIX/Linux.
Compensation and Benefits:
The annual base salary range for this position is $146,000 - $234,000. This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental, and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave, and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status, or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
#J-18808-Ljbffr
Digital Design: Lead SerDes Digital IP Design Engineer:
Oversees definition, design, verification co-definition, and documentation for SerDes development. Leads architecture design, rtl development, constraints, synthesis, timing analysis, verification, documentation, and support for SerDes designs. Knowledge of all aspects of the process flow from high-level RTL design to synthesis, RTL/netlist audits (using tools such as Spyglass), Formal verification, constraints development and analysis in the context of synthesis and overall use in PrimeTime, Timing model generation (ETM/.db). In-depth knowledge of SerDes specifications, integration, and design. First contact for any customer questions.
Responsibilities:
Responsible for Database and tools management.
Knowledge:
In-depth knowledge of SerDes architecture and protocols a must.
RTL, Verification, Synthesis flows, lint and CDC analysis (Spyglass), constraints development and timing model creation (PrimeTime).
Knowledge of Spyglass, VC Spyglass, design compiler, and PrimeTime.
Job Complexity:
Lead designer is responsible for guiding/mentoring other team members and users of the SerDes macro block. Works on significant and unique development and support issues where analysis of situations or data requires an evaluation of intangibles along with an in-depth understanding of the underlying designs and implementation techniques used. Exercises independent judgment in methods, techniques, and evaluation criteria for obtaining results. Creates formal networks involving coordination among groups and works well with individuals and teams spread across geographical time-zones.
Supervision:
Acts independently to determine methods and procedures on new or special assignments. May supervise the activities of others. Works in close collaboration with his/her supervisor and can effectively context-switch and multi-task based on business needs.
Experience:
Typically requires a minimum of 15+ years of in-depth SerDes experience with emphasis on digital/mix signal interfacing. At this level, post-graduate coursework may be expected. Expert in RTL coding styles, constraints development, and timing model creation along with audit management and formality is a critical must-have. Works on significant and unique development and support issues where analysis of situations or data requires an evaluation of intangibles along with an in-depth understanding of the underlying protocol and implementation techniques used. Exercises independent judgment in methods, techniques, and evaluation criteria for obtaining results. Creates formal networks involving coordination among groups and works well with individuals.
Qualifications: Requirements
Bachelors in Electrical/Electronics engineering with at least 15 years or more experience in SerDes architecture and digital design.
In-depth knowledge of VLSI design tools for lint, CDC, synthesis, Verification, DFT insertion, timing analysis, and scripting languages.
Proficiency in UNIX/Linux.
Compensation and Benefits:
The annual base salary range for this position is $146,000 - $234,000. This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental, and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave, and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status, or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
#J-18808-Ljbffr