Astera Labs
Director of System Validation Engineering
Astera Labs, Santa Clara, California, us, 95053
Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe®, CXL®, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is both scalable and customizable. Inspired by trusted relationships with hyperscalers and the data center ecosystem, we are an innovation leader delivering products that are flexible and interoperable. Discover how we are transforming modern data-driven applications at
www.asteralabs.com
Astera Lab's firmware and software are critical differentiators that have helped us win business at all CSPs and Hyperscalers. We are seeking a Director of System Validation to build our system validation organization.
Job Description
Understand the performance and functionality requirements our ICs must deliver to enable customers developing Data Center systems using Astera Labs' game-changing portfolio of connectivity products for Artificial Intelligence and Machine Learning applications.Own the development of a comprehensive validation plan and drive its execution. Devise test automation of ICs and board products in a data-centric manner, design experiments to root-cause unexpected behavior and report results and specification compliance.Engage with key customers directly to understand their care-abouts and highlight the unique capabilities and performance of Astera Labs' solutions.Basic qualifications
Strong academic and technical background in electrical or computer engineering. At a minimum, a Bachelor's is required, and a Master's is preferred.≥12 years experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking applications.Professional attitude with the ability to prioritize a dynamic list of multiple tasks, to plan and prepare for customer/internal meetings in advance, and to work with minimal guidance and supervision.Entrepreneurial, open-minded behavior and can-do attitude. Think and act with the customer in mind!Required experience
≥3 Years experience leading a team in a "lead by example" manner-planning sprints, assigning tasks based on individuals' strengths and career aspirations, providing constructive/encouraging feedback, maintaining a "dashboard" view of project status, chipping into shore up gaps in execution as needed.≥5 Years hands-on experience with Silicon/System bring-up, validation, and debug experience, including in customer systems.Thorough knowledge of high-speed protocols like CXL, PCIe, NVMe, or Ethernet.Good understanding of x86/ARM architecture, UEFI/Linux boot sequence.A strong background in developing bench automation techniques, especially using Python, with emphasis on execution efficiency, repeatability, data analysis and reporting.Experience with lab equipment including protocol analyzers, in-circuit debuggers, and CPU-based tool suites.Preferred experience
Working knowledge of C or C++ for embedded FW and device drivers.Working knowledge of SerDes architecture including Tx/Rx equalization, adaptation, clock recovery and SerDes link budgets. Experience with PAM4 SerDes is a huge bonus!Familiarity with PCIe compliance standards and the ability to follow and be involved in compliance and standard consortiums.Knowledge of simulation tools such as Keysight ADS, Mathworks QCD, etc. for IBIS-AMI analysis.
The base salary range is $180,000.00 USD - $260,000.00 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
www.asteralabs.com
Astera Lab's firmware and software are critical differentiators that have helped us win business at all CSPs and Hyperscalers. We are seeking a Director of System Validation to build our system validation organization.
Job Description
Understand the performance and functionality requirements our ICs must deliver to enable customers developing Data Center systems using Astera Labs' game-changing portfolio of connectivity products for Artificial Intelligence and Machine Learning applications.Own the development of a comprehensive validation plan and drive its execution. Devise test automation of ICs and board products in a data-centric manner, design experiments to root-cause unexpected behavior and report results and specification compliance.Engage with key customers directly to understand their care-abouts and highlight the unique capabilities and performance of Astera Labs' solutions.Basic qualifications
Strong academic and technical background in electrical or computer engineering. At a minimum, a Bachelor's is required, and a Master's is preferred.≥12 years experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking applications.Professional attitude with the ability to prioritize a dynamic list of multiple tasks, to plan and prepare for customer/internal meetings in advance, and to work with minimal guidance and supervision.Entrepreneurial, open-minded behavior and can-do attitude. Think and act with the customer in mind!Required experience
≥3 Years experience leading a team in a "lead by example" manner-planning sprints, assigning tasks based on individuals' strengths and career aspirations, providing constructive/encouraging feedback, maintaining a "dashboard" view of project status, chipping into shore up gaps in execution as needed.≥5 Years hands-on experience with Silicon/System bring-up, validation, and debug experience, including in customer systems.Thorough knowledge of high-speed protocols like CXL, PCIe, NVMe, or Ethernet.Good understanding of x86/ARM architecture, UEFI/Linux boot sequence.A strong background in developing bench automation techniques, especially using Python, with emphasis on execution efficiency, repeatability, data analysis and reporting.Experience with lab equipment including protocol analyzers, in-circuit debuggers, and CPU-based tool suites.Preferred experience
Working knowledge of C or C++ for embedded FW and device drivers.Working knowledge of SerDes architecture including Tx/Rx equalization, adaptation, clock recovery and SerDes link budgets. Experience with PAM4 SerDes is a huge bonus!Familiarity with PCIe compliance standards and the ability to follow and be involved in compliance and standard consortiums.Knowledge of simulation tools such as Keysight ADS, Mathworks QCD, etc. for IBIS-AMI analysis.
The base salary range is $180,000.00 USD - $260,000.00 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.