Senior Design Verification Engineer

Join the leading chiplet startup! As an Eliyan digital verification engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will be developing state-of-the-art testbenches and unit/chip level test cases for best-in-class PHYs and Controllers. You will work with a cross-functional team of experts that operate from first principles, innovate and push the envelope to create high-volume and high-performance manufacturable products. We offer a fun work environment with excellent benefits.

Key Responsibilities

• Develop and execute verification plans for Ethernet PCS/PMA IPs for various speeds (100/200/400/800G)
• Create and maintain SystemVerilog/UVM-based verification environments
• Write and debug SystemVerilog/UVM compliant test cases for block and chip level
• Maintain a regression environment for enabling design CI/CD pipelines
• Collaborate with design engineers to ensure design quality with continuous micro-architecture, test-plan, and coverage reviews
• Develop, maintain, and track various test plan items and progress towards RTL freeze
• Stay up to date with industry trends, emerging technologies and progress in standards’ bodies
• Ensure IP compliance with Ethernet standards (IEEE 802.3)
• Integration 3rd party VIPs and coordinate feature/bug tracking requests
• Create, improve, maintain DPI based FW simulation environments
• Create, improve, maintain GLS environments for functional and power simulations

Qualifications

• Bachelors or Masters or Ph.D in Electrical Engineering and related fields, or equivalent
• 8+ years of experience in verification of serial transmission protocols and products (preferably in retimer, gearbox, Ethernet PMA/PCS logic)
• Strong expertise in UVM, test environment and assertion coding with SystemVerilog
• Proficiency in 3rd party tools for regression management and coverage analysis
• Knowledge of Ethernet 802.3 standards’ clauses related to 100G/200G/400G/800G, Auto-Negotiation and Link Training
• Strong bias for innovations across all aspects of digital verification including automation of mundane activities and methods for quality improvement
• Experience in verifying 3rd party mixed signal IPs as well as integration of VIPs
• Proven track record of being part of a start-up like environment
• Knowledge of DRAM Controllers/PHYs and HBM Memory a plus

#J-18808-Ljbffr