Principal Hardware Design Engineer - Palladium and Protium Job at Cadence Design
Cadence Design Systems, San Jose, CA, United States, 95199
Principal Hardware Design Engineer - Palladium and Protium
Apply locations SAN JOSE time type Full time posted on Posted Yesterday time left to apply End Date: December 31, 2025 (30+ days left to apply) job requisition id R48164
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Cadence is the leader in hardware emulation-acceleration technologies and products. Looking for a hands-on Principal HW Design Engineer who wants to expand their scope, and grow their career. This position is located in our San Jose headquarter office, reports to the Sr Engineering Group Director of R&D, and works in a growing talented organization.
Our emulation-acceleration system platform is the most advanced industry-leading configurable scalable system, generation after generation, used in labs and datacenters. This position requires to do board design, schematic entry, work with layout engineers to do PCB layout, signal integrity, bring-up and sustain the current hardware system platform.
Key responsibilities
- Responsible for the design, bring-up and sustain of hardware system platform.
- Continuously develop and apply technical domain expertise in Hardware Engineering. Maintain a strong, high level of competence in Electrical and/or Computer engineering to promote the incorporation of relevant technology into products and/or processes; and provide leadership and guidance to junior technical staff members.
- Establish and maintain Engineering Hardware standards, procedures, performance levels and documentation requirements. Propose and lead process improvement initiatives to drive breakthrough productivity and quality. Lead design reviews.
- Strong technical domain expertise in Electrical Engineering principles, concepts, and methods, and global standards compliance in order to work through technical issues of design integrity, manufacturability, and quality issues mitigation.
Qualifications
- BS in Computer Engineering, Electrical Engineering or related with a minimum of 7 years of experience OR MS with a minimum of 5 years of experience OR PhD with a minimum of 1 year of experience
- Demonstrated leader in guiding junior HW engineers.
- Proven success in taking at least one system product from concept to production.
- Experience in high speed interface design.
- Experience with schematic capture software (CONCEPT / ALLEGRO).
- Good communication especially in creation of plans and reports.
- Familiarity with volume manufacturing methods and processes is a plus.
- Ability to lead and contribute to cross-functional teams, demonstrate good interpersonal skills, be able to operate independently and multiplex your time between many diverse tasks.
The annual salary range for California is $131,600 to $244,400. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
#J-18808-Ljbffr