Principal SOC Pre-Silicon Verification Engineer - HBM | TPG

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Our Opportunity Summary: For more than 43 years, Micron Technology, Inc. has redefined innovation with the world’s most advanced memory and semiconductor technologies. As an HBM SOC Pre-Silicon Verification Engineer, you will be responsible for the design & development of next-generation HBM DRAM products. You will collaborate closely with a multi-functional team to ensure our future HBM roadmap is successful. You will apply your understanding of SOC Architecture, RTL Logic Design, IP Integration, high-speed interface design, and 2.5D & 3D package integration to analyze bottlenecks and propose innovative architectures for Micron’s HBM product portfolio. What’s Encouraged Daily: Develop test plans at IP/Subsystem/SOC Level. Review architectural specifications to ensure high quality. Execute project deliverables, including developing verification environments, creating test plans, writing and running tests, debugging failures, and coding assertions. Work with IP suppliers to ensure proper validation collateral is provided. Engage with customers to understand validation requirements. Identify and flag quality issues and opportunities to reduce power consumption. Debug and identify root causes for pre-silicon and post-silicon issues. Support customers with current HBM architectures. How To Qualify: Ability to develop validation environments using System Verilog and UVM. Experience with writing assertions and coverage monitors using SVA. Knowledge of Register Description Languages such as SystemRDL and UVM RAL. Solid understanding of computer architecture concepts. Experience with SOC interconnects and bus standards like AMBA AXI, ACE, APB, AHB, etc. Experience with scripting languages such as Python. 7+ years of relevant experience. What Sets You Apart: BSEE or greater. Proven track record of innovation in building verification environments and/or validating complex SOCs. Experience with Synopsys and/or Cadence validation IPs. Familiarity with DRAM operation and JEDEC specifications. Experience working on gate-level simulation (GLS). Experience with coding in C++. Good verbal and written communication skills. A self-motivated team player with an innovative approach. As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind, and prepare for the future. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on

micron.com/careers/benefits

. Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws. To learn more about Micron, please visit

micron.com/careers

.

#J-18808-Ljbffr