MIPS Technologies
Principal Design Engineer - Microarchitect
MIPS Technologies, Austin, Texas, us, 78716
We are seeking an experienced Principal Design Engineer - Microarchitect. Responsible for leading and owning RTL development of one or more modules of a high-performance CPU core. Hands-on working knowledge of the pipeline stages of an in-order or out-of-order high-performance CPU core is required. The candidate will be responsible for all aspects of the design including Performance, Power, and Area.You will:
Drive the micro-architecture and design of a critical CPU block or multiple blocks of a CPU coreExplore high-performance strategies working with the CPU modeling teamPerform Microarchitecture development and specification- from early high-level architectural exploration, through microarchitectural research and arrive at detailed specificationsConfigure Design Features Development, assessment, and refinement of RTL design to target power, performance, area, and timing goalsPerform Functional verification support and assist in the design verification strategyAssist with the verification of RTL design performance goalsPartner with a multi-functional engineering team to implement and validate physical design aspects of timing, area, reliability, testability, and powerIdeally, you’ll have:
Thorough knowledge of microprocessor architecture including expertise in one or more of the following areas:Instruction fetch and decode, branch predictionInstruction scheduling and register renamingOut-of-order executionInteger and Floating-point executionLoad/Store execution, prefetchingCache and memory subsystemsKnowledge of Verilog and/or VHDLExperience with simulators and waveform debugging tools.Knowledge of logic design principles along with timing and power implicationsMS degree in Electrical or Computer Engineering with 10+ years or BS degree with 15+ years of practical experienceA plus if you have:
Experience with designing RISC-V, ARM, and/or MIPS CPUExperience with Hardware multi-threading, virtualization, and SIMD designsUnderstanding of high-performance techniques and trade-offs in a CPU microarchitectureUnderstanding of low-power microarchitecture techniquesExperience using a scripting language such as Perl or Python$225,000 - $325,000 a year
The base salary range across the U.S. for this role is between $225,000-$325,000. In addition, this role may be eligible for equity, and other discretionary bonuses. MIPS offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education.
Here’s what you can expect from us:At MIPS, you’ll be a member of a fast-growing team of technologists that are creating the industry’s highest performance RISC-V processors. Small teams that are part of a non-compartmentalized structure – you’ll be able to understand and have an impact on the bigger picture. A great deal of autonomy, with support from some of the industry’s most experienced CPU engineers. An unlimited growth path – with the right skills, you can decide where you want to expand and grow in your role at MIPS. The opportunity to learn a great deal about the blossoming RISC-V architecture in cutting edge applications with industry leading customers.At MIPS we provide meaningful benefits programs and products to our associates and their families. MIPS offers a competitive benefits package that includes medical, dental, vision, retirement savings, and paid leave!More about us:MIPS is well-known as a microprocessor pioneer, having led the way in RISC-based computing to enable faster and more power efficient semiconductors for a wide range of applications from consumer electronics to networking and communications. More than 30 years after the introduction of the original MIPS RISC architecture, MIPS processors have shipped into billions of consumer and enterprise products.Today, MIPS is once again leading a RISC revolution as we build on our deep roots to accelerate the RISC-V architecture for high-performance applications. We are focused on delivering our first RISC-V products: the MIPS eVocore processors, which provide a new level of scalability for high-performance heterogeneous computing. Because of our RISC heritage, deep engineering expertise, and proven technologies, MIPS can accelerate development and deployment of RISC-V based solutions.
#J-18808-Ljbffr
Drive the micro-architecture and design of a critical CPU block or multiple blocks of a CPU coreExplore high-performance strategies working with the CPU modeling teamPerform Microarchitecture development and specification- from early high-level architectural exploration, through microarchitectural research and arrive at detailed specificationsConfigure Design Features Development, assessment, and refinement of RTL design to target power, performance, area, and timing goalsPerform Functional verification support and assist in the design verification strategyAssist with the verification of RTL design performance goalsPartner with a multi-functional engineering team to implement and validate physical design aspects of timing, area, reliability, testability, and powerIdeally, you’ll have:
Thorough knowledge of microprocessor architecture including expertise in one or more of the following areas:Instruction fetch and decode, branch predictionInstruction scheduling and register renamingOut-of-order executionInteger and Floating-point executionLoad/Store execution, prefetchingCache and memory subsystemsKnowledge of Verilog and/or VHDLExperience with simulators and waveform debugging tools.Knowledge of logic design principles along with timing and power implicationsMS degree in Electrical or Computer Engineering with 10+ years or BS degree with 15+ years of practical experienceA plus if you have:
Experience with designing RISC-V, ARM, and/or MIPS CPUExperience with Hardware multi-threading, virtualization, and SIMD designsUnderstanding of high-performance techniques and trade-offs in a CPU microarchitectureUnderstanding of low-power microarchitecture techniquesExperience using a scripting language such as Perl or Python$225,000 - $325,000 a year
The base salary range across the U.S. for this role is between $225,000-$325,000. In addition, this role may be eligible for equity, and other discretionary bonuses. MIPS offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education.
Here’s what you can expect from us:At MIPS, you’ll be a member of a fast-growing team of technologists that are creating the industry’s highest performance RISC-V processors. Small teams that are part of a non-compartmentalized structure – you’ll be able to understand and have an impact on the bigger picture. A great deal of autonomy, with support from some of the industry’s most experienced CPU engineers. An unlimited growth path – with the right skills, you can decide where you want to expand and grow in your role at MIPS. The opportunity to learn a great deal about the blossoming RISC-V architecture in cutting edge applications with industry leading customers.At MIPS we provide meaningful benefits programs and products to our associates and their families. MIPS offers a competitive benefits package that includes medical, dental, vision, retirement savings, and paid leave!More about us:MIPS is well-known as a microprocessor pioneer, having led the way in RISC-based computing to enable faster and more power efficient semiconductors for a wide range of applications from consumer electronics to networking and communications. More than 30 years after the introduction of the original MIPS RISC architecture, MIPS processors have shipped into billions of consumer and enterprise products.Today, MIPS is once again leading a RISC revolution as we build on our deep roots to accelerate the RISC-V architecture for high-performance applications. We are focused on delivering our first RISC-V products: the MIPS eVocore processors, which provide a new level of scalability for high-performance heterogeneous computing. Because of our RISC heritage, deep engineering expertise, and proven technologies, MIPS can accelerate development and deployment of RISC-V based solutions.
#J-18808-Ljbffr