Integense Microelectronics Inc.
PMTS, Integrated Circuit Digital Design Lead with Verification Experience
Integense Microelectronics Inc., San Diego, California, United States, 92189
Integense is disrupting the semiconductor supply chain with innovative ASIC solutions. As an established provider of integrated circuit solutions for the industrial, solar, and energy storage markets, Integense is delivering world-class performance, superior cost structures, and high-volume manufacturing. We add value for our customers by applying a holistic system-level approach combined with creative circuit design, proprietary silicon process technology and materials engineering, to provide optimal product solutions. We have been successful because we are nimble, innovative, and passionate about providing smarter solutions to our customers.
Our Automatic Test Equipment (ATE) group is expanding, and we are looking for a digital RTL designer with functional verification experience to lead our digital developments. In this role, you will work on developing the next generation of high-performance mixed-signal integrated circuits for tester applications. As a senior digital design leader, you will be involved in all aspects of IC development, from product concept to manufacturing release. You will work with a cross-functional team of product definers, analog, and mixed-signal circuit designers to develop and verify digital designs for best in class ATE products.
Responsibilities:
Complete Ownership of the Digital Design and Verification for ATE products - full Front End and Back End responsibilityDefine digital architecture and block-level requirements in collaboration with systems engineers and circuit designersLead digital design and verification activities hands-onWork with EDA to develop design automation tools/scripts as neededGuide test engineering team to ensure robust production testing
Minimum requirements:
MSEE electrical engineering10+ years of Digital design experience in a Mixed Signal environmentFull life-cycle experience demonstrated by multiple products in mass productionAdept in front-end chip architecture and pre-silicon design flow, RTL design/coding, low power design, and timing/power/performance analysisExperienced with Synthesis, STA, PnR, DFT and ATPG, extraction, etc.Experience with pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, test bench creation, System Verilog Assertion (SVA)Adept with VHDL, Verilog, C/C++, and various scripting languagesStrong written and verbal communication skillsExperience in leading junior digital designers
Preferred qualifications:
Solid understanding of UVM and formal verification methodologiesUnderstanding and awareness of basic analog designFull command of Cadence design environment and Synopsis development tools
#J-18808-Ljbffr
Our Automatic Test Equipment (ATE) group is expanding, and we are looking for a digital RTL designer with functional verification experience to lead our digital developments. In this role, you will work on developing the next generation of high-performance mixed-signal integrated circuits for tester applications. As a senior digital design leader, you will be involved in all aspects of IC development, from product concept to manufacturing release. You will work with a cross-functional team of product definers, analog, and mixed-signal circuit designers to develop and verify digital designs for best in class ATE products.
Responsibilities:
Complete Ownership of the Digital Design and Verification for ATE products - full Front End and Back End responsibilityDefine digital architecture and block-level requirements in collaboration with systems engineers and circuit designersLead digital design and verification activities hands-onWork with EDA to develop design automation tools/scripts as neededGuide test engineering team to ensure robust production testing
Minimum requirements:
MSEE electrical engineering10+ years of Digital design experience in a Mixed Signal environmentFull life-cycle experience demonstrated by multiple products in mass productionAdept in front-end chip architecture and pre-silicon design flow, RTL design/coding, low power design, and timing/power/performance analysisExperienced with Synthesis, STA, PnR, DFT and ATPG, extraction, etc.Experience with pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, test bench creation, System Verilog Assertion (SVA)Adept with VHDL, Verilog, C/C++, and various scripting languagesStrong written and verbal communication skillsExperience in leading junior digital designers
Preferred qualifications:
Solid understanding of UVM and formal verification methodologiesUnderstanding and awareness of basic analog designFull command of Cadence design environment and Synopsis development tools
#J-18808-Ljbffr