Advanced Technology Search
CMOS RFIC Designers – New grads to Principal level
Advanced Technology Search, San Jose, California, United States, 95199
CMOS RFIC Designers – New grads to Principal level
Our client develops CMOS RFICs for various Commercial Wireless markets including Mobile Devices, WiFi, and 5G. They are looking to hire multiple CMOS RFIC Designers ranging in experience level from new graduates to Principal level engineers.RESPONSIBILITIES
Design, simulate, and verify CMOS RFIC (e.g., LNA, mixer, power amplifier, and PLL)Provide guidelines of floor plan and layout for CMOS RFICProvide guidelines of silicon package and PCB layout for CMOS RFICParticipate in measurement, characterization, and debugging of siliconWork within a cross-functional teamWilling to travel to AsiaREQUIREMENTS
MS in Electrical Engineering0-5+ years’ experience in design of CMOS RFIC for 2G/3G/4G mobile handsets (e.g. GSM, CDMA, GPRS, UMTS, and LTE), with proven success in mass productionIn-depth understanding of deep submicron CMOS process and related circuit design issuesFamiliar with Cadence custom design tools and circuit simulatorSolid knowledge of link budget for RF transceiver is a plusSolid understanding of transmission line and EM wave theory is a plusExperience in custom on-chip inductor/transformer design is a plusExperience in dealing with on-chip noise coupling issues is a plusExperience in PCB layout and/or IC package design is a plus
#J-18808-Ljbffr
Our client develops CMOS RFICs for various Commercial Wireless markets including Mobile Devices, WiFi, and 5G. They are looking to hire multiple CMOS RFIC Designers ranging in experience level from new graduates to Principal level engineers.RESPONSIBILITIES
Design, simulate, and verify CMOS RFIC (e.g., LNA, mixer, power amplifier, and PLL)Provide guidelines of floor plan and layout for CMOS RFICProvide guidelines of silicon package and PCB layout for CMOS RFICParticipate in measurement, characterization, and debugging of siliconWork within a cross-functional teamWilling to travel to AsiaREQUIREMENTS
MS in Electrical Engineering0-5+ years’ experience in design of CMOS RFIC for 2G/3G/4G mobile handsets (e.g. GSM, CDMA, GPRS, UMTS, and LTE), with proven success in mass productionIn-depth understanding of deep submicron CMOS process and related circuit design issuesFamiliar with Cadence custom design tools and circuit simulatorSolid knowledge of link budget for RF transceiver is a plusSolid understanding of transmission line and EM wave theory is a plusExperience in custom on-chip inductor/transformer design is a plusExperience in dealing with on-chip noise coupling issues is a plusExperience in PCB layout and/or IC package design is a plus
#J-18808-Ljbffr