Western Digital Capital
Technologist - Analog/Mixed-Signal IC Design Engineer
Western Digital Capital, San Jose, California, United States, 95199
Technologist - Analog/Mixed-Signal IC Design Engineer
Full-timeJob Type (exemption status): Exempt positionSalary Range: 154,360.00-218,700.00Business Function: ASIC Development EngineeringAt Western Digital, our vision is to power global innovation and push the boundaries of technology.Circuit designer will be responsible for the design of high performance analog circuit blocks. Responsibilities include block level and transistor level circuit design and simulation, layout supervision and verification, preparation of test plan for the test group, product characterization, reliability and yield assessment and modeling, simulation to bench and bench to test correlation, bench evaluation both at silicon level and at applications level, and documentation. Job responsibilities involve the ability to communicate at all levels and with cross functional groups, and requires good verbal and written communications skills. Engineer must have a demonstrated track record of circuit innovation, be a team player, be adaptable, and accept criticism.REQUIRED FOR CONSIDERATIONMSEE with 12+ years of experience in circuit design and developmentMust have
experience in at least one preferably multiple area of full CMOS circuit design and development in:
Baseband amplifiers, low noise amplifiers, wide bandwidth amplifiersHigh performance high resolution ADC and DACHigh speed drivers and receivers, CDR, equalizationPower management, LDO regulators and high stability references
Must have
experience in 40nm and below full CMOS technologyMust have
a demonstrable track record of successful design releases and mass productionMust have
thorough knowledge of industry standard EDA tools (Cadence, Mentor etc.)Must have
experience with layout of high performance analog blocks such as analog to digital converters, references, digital to analog converters etc.Must have
experience with floor planning, block level routing and top level chip routingMust have
knowledge of high performance analog layout techniques, EM-IR and SOA considerationsMust have
experience working with distributed design teams a plusMust possess strong written and verbal communication skills
#J-18808-Ljbffr
Full-timeJob Type (exemption status): Exempt positionSalary Range: 154,360.00-218,700.00Business Function: ASIC Development EngineeringAt Western Digital, our vision is to power global innovation and push the boundaries of technology.Circuit designer will be responsible for the design of high performance analog circuit blocks. Responsibilities include block level and transistor level circuit design and simulation, layout supervision and verification, preparation of test plan for the test group, product characterization, reliability and yield assessment and modeling, simulation to bench and bench to test correlation, bench evaluation both at silicon level and at applications level, and documentation. Job responsibilities involve the ability to communicate at all levels and with cross functional groups, and requires good verbal and written communications skills. Engineer must have a demonstrated track record of circuit innovation, be a team player, be adaptable, and accept criticism.REQUIRED FOR CONSIDERATIONMSEE with 12+ years of experience in circuit design and developmentMust have
experience in at least one preferably multiple area of full CMOS circuit design and development in:
Baseband amplifiers, low noise amplifiers, wide bandwidth amplifiersHigh performance high resolution ADC and DACHigh speed drivers and receivers, CDR, equalizationPower management, LDO regulators and high stability references
Must have
experience in 40nm and below full CMOS technologyMust have
a demonstrable track record of successful design releases and mass productionMust have
thorough knowledge of industry standard EDA tools (Cadence, Mentor etc.)Must have
experience with layout of high performance analog blocks such as analog to digital converters, references, digital to analog converters etc.Must have
experience with floor planning, block level routing and top level chip routingMust have
knowledge of high performance analog layout techniques, EM-IR and SOA considerationsMust have
experience working with distributed design teams a plusMust possess strong written and verbal communication skills
#J-18808-Ljbffr