Synopsys
ASIC Digital Design, Principal Engineer
Synopsys, Boston, Massachusetts, us, 02298
Principal DDR/HBM Firmware Engineer49120BR
Locations: CANADA - Ontario - Markham, Mississauga, Nepean, Toronto; USA - California - Mountain View/Sunnyvale, Massachusetts - Boston, Boxborough
We Are:At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:You are a seasoned engineer with a passion for designing and optimizing high-speed interfaces. With over 10 years of experience in related fields, you bring a wealth of knowledge in firmware development, mixed-signal design, off-chip signaling, and RTL. Your expertise in JEDEC DRAM, RCD, and DB specifications enables you to translate complex requirements into efficient firmware algorithms. You excel in collaborating with diverse teams, communicating intricate concepts, and troubleshooting mixed-signal interfaces. Your ability to generate detailed documentation and support customers makes you an invaluable asset to any project. You thrive in a dynamic environment where your innovative solutions can lead to tangible advancements in technology.
What You'll Be Doing:
Understanding JEDEC DRAM, RCD, and DB specifications and translating them into firmware requirements and algorithm specifications for PHY interface training.
Collaborating with DRAM, RCD, and DB companies to refine training algorithms for optimal performance.
Generating algorithms for product testing (ATE) and adjusting them based on architectural and logical design insights.
Developing test bench designs and test cases to validate concepts.
Evaluating and exercising development flows, including RTL development, firmware verification, functional simulation, and behavioral modeling.
Documenting plans and findings in internal and customer-facing specifications.
Interacting with design teams for logical design, verification, analog circuit design, and layout design.
Supporting customers in their implementation of the product.
The Impact You Will Have:
Drive the innovation and implementation of next-generation DDR PHYs.
Enhance the performance and reliability of high-speed interfaces through optimized firmware algorithms.
Contribute to the development of industry-leading silicon chips.
Support Synopsys' customers in achieving their design goals, fostering strong client relationships.
Facilitate the seamless integration of cutting-edge technology into various applications.
Lead the charge in setting new standards for firmware architecture in the high-tech industry.
What You'll Need:
Deep understanding of high-speed interface principles, including mixed-signal design and off-chip signaling.
Proficiency in generating and supporting documentation through written specifications.
Experience in firmware, RTL logic design, simulation, test planning, and verification of complex integrated circuit components.
Knowledge in design-for-test, and behavioral modeling.
Strong troubleshooting and debugging skills for mixed-signal interfaces.
Minimum of 10 years of related experience.
Who You Are:
An excellent communicator, able to articulate complex ideas to diverse teams and external customers.
A collaborative team player who thrives in a multi-site environment.
A problem-solver with a keen eye for detail and a passion for innovation.
A self-starter with the ability to work independently and drive projects to completion.
A lifelong learner, always eager to stay updated with the latest industry trends and technologies.
The Team You'll Be A Part Of:You will join a collaborative, multi-person engineering team dedicated to the development of DDR and HBM PHYs. Our team is focused on pushing the boundaries of technology and delivering cutting-edge solutions. We value innovation, teamwork, and a commitment to excellence.
Rewards and Benefits:We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
Inclusion and Diversity:Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Job Category:
Engineering
Country:
United States
Job Subcategory:
ASIC Digital Design
Hire Type:
Employee
Base Salary Range:
$150,000 - $224,000
#J-18808-Ljbffr
Locations: CANADA - Ontario - Markham, Mississauga, Nepean, Toronto; USA - California - Mountain View/Sunnyvale, Massachusetts - Boston, Boxborough
We Are:At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:You are a seasoned engineer with a passion for designing and optimizing high-speed interfaces. With over 10 years of experience in related fields, you bring a wealth of knowledge in firmware development, mixed-signal design, off-chip signaling, and RTL. Your expertise in JEDEC DRAM, RCD, and DB specifications enables you to translate complex requirements into efficient firmware algorithms. You excel in collaborating with diverse teams, communicating intricate concepts, and troubleshooting mixed-signal interfaces. Your ability to generate detailed documentation and support customers makes you an invaluable asset to any project. You thrive in a dynamic environment where your innovative solutions can lead to tangible advancements in technology.
What You'll Be Doing:
Understanding JEDEC DRAM, RCD, and DB specifications and translating them into firmware requirements and algorithm specifications for PHY interface training.
Collaborating with DRAM, RCD, and DB companies to refine training algorithms for optimal performance.
Generating algorithms for product testing (ATE) and adjusting them based on architectural and logical design insights.
Developing test bench designs and test cases to validate concepts.
Evaluating and exercising development flows, including RTL development, firmware verification, functional simulation, and behavioral modeling.
Documenting plans and findings in internal and customer-facing specifications.
Interacting with design teams for logical design, verification, analog circuit design, and layout design.
Supporting customers in their implementation of the product.
The Impact You Will Have:
Drive the innovation and implementation of next-generation DDR PHYs.
Enhance the performance and reliability of high-speed interfaces through optimized firmware algorithms.
Contribute to the development of industry-leading silicon chips.
Support Synopsys' customers in achieving their design goals, fostering strong client relationships.
Facilitate the seamless integration of cutting-edge technology into various applications.
Lead the charge in setting new standards for firmware architecture in the high-tech industry.
What You'll Need:
Deep understanding of high-speed interface principles, including mixed-signal design and off-chip signaling.
Proficiency in generating and supporting documentation through written specifications.
Experience in firmware, RTL logic design, simulation, test planning, and verification of complex integrated circuit components.
Knowledge in design-for-test, and behavioral modeling.
Strong troubleshooting and debugging skills for mixed-signal interfaces.
Minimum of 10 years of related experience.
Who You Are:
An excellent communicator, able to articulate complex ideas to diverse teams and external customers.
A collaborative team player who thrives in a multi-site environment.
A problem-solver with a keen eye for detail and a passion for innovation.
A self-starter with the ability to work independently and drive projects to completion.
A lifelong learner, always eager to stay updated with the latest industry trends and technologies.
The Team You'll Be A Part Of:You will join a collaborative, multi-person engineering team dedicated to the development of DDR and HBM PHYs. Our team is focused on pushing the boundaries of technology and delivering cutting-edge solutions. We value innovation, teamwork, and a commitment to excellence.
Rewards and Benefits:We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
Inclusion and Diversity:Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Job Category:
Engineering
Country:
United States
Job Subcategory:
ASIC Digital Design
Hire Type:
Employee
Base Salary Range:
$150,000 - $224,000
#J-18808-Ljbffr