Google
Hardware Architect, GPU, ML IP
Google - San Diego
Work at Google
Overview
- View job
Overview
Join to apply for the
Hardware Architect, GPU, ML IP
role at
Google 2 weeks ago Be among the first 25 applicants Join to apply for the
Hardware Architect, GPU, ML IP
role at
Google Note: By applying to this position you will have an opportunity to share your preferred working location from the following:
Mountain View, CA, USA; San Diego, CA, USA . Minimum qualifications:
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 5 years of work experience in ASIC hardware architecture and silicon design.
Preferred qualifications:
Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture. Experience architecting and designing low power multimedia hardware IP for SoCs in the following areas: Camera ISP, video codecs, display, graphics and machine learning networks. Experience collaborating cross-functionally with product management, SoC architecture, IP design and verification, camera, video, machine learning algorithm and software development teams. Experience in architecting hardware and workflows for ultra low power SoC applications. Experience in micro architecture, power and performance optimization. Knowledge of interconnect/fabric, security, multi-level caching architectures.
About The Job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
In this role, you will contribute your ASIC architecture in hardware solutions for Camera ISP, Video, TPU, GPU and Display IP. You will collaborate with Camera, Video, Display, Machine Learning Algorithm teams to architect power, performance, area and IQ engaged hardware IP solutions and develop the architecture specifications used by the hardware IP design teams to implement the solutions within the SoC. You will work cross-functionally with many teams across Google to define engaged and differentiating user experiences on Google hardware devices and drive these user experiences into Google silicon.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
The US base salary range for this full-time position is $156,000-$229,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google .
Responsibilities
Define and deliver the hardware Graphics/Machine Learning IP architecture that meet engaged power, performance, area and image quality goals, which will require owning the targets through to tape-out and product launch. Collaborate with Graphics, Camera, Video, Display and Machine Learning software, system and algorithm engineers to co-develop and specify competitive hardware IP architectures for integration into SoCs. Collaborate with GPU, TPU, camera ISP, video and display hardware IP design teams across global sites to drive the hardware IP architecture specifications into design implementation for SoCs. Collaborate with SoC and System/Experience architects on meeting power, performance and area requirements at the SoC level for multimedia use cases and experiences. Perform detailed data analysis and tradeoff evaluations to improve multimedia architecture solutions.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form . Seniority level
Seniority level Not Applicable Employment type
Employment type Full-time Job function
Job function Other, Information Technology, and Engineering Industries Information Services and Technology, Information and Internet Referrals increase your chances of interviewing at Google by 2x Get notified about new Hardware Architect jobs in
San Diego, CA . Automotive Infotainment and ADAS Hardware Applications Engineer - Staff
Senior Silicon ATE Hardware Engineer, Kuiper Silicon Team
Hardware Engineer/ Reliability Engineer(CAD, IEEE or IEC or FDA Required) - Remote
IoT Hardware Applications Engineer - Senior
Graphics ASICS Hardware Design Engineer (San Diego/Santa Clara/Austin/Boxborough)
Senior Staff RF Hardware Design Engineer
San Diego, CA $140,000.00-$225,000.00 5 hours ago Multimedia/Graphics ASIC IP Hardware Architect
Principal Engineer, AI Accelerator Hardware/Board Design
Sr Hardware Design Engineer - PCIe Interface - Hybrid
Compute Hardware Applications Engineer - Senior
Static Timing Analysis Engineer, FullChip/ASIC Implementation
Low Power ASIC Engineer (Next-Gen, High-Speed Memory Subsystem)
Hardware Network Engineer OR Principal Hardware Network Engineer - R10192574
Graphics (GPU) Hardware Project Engineer
VLSI Design Engineer for Server / Data Center Products
Electrical Engineer, Instrumentation and Controls Firmware
SOC Infrastructure IP System HW Architect
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr
Hardware Architect, GPU, ML IP
role at
Google 2 weeks ago Be among the first 25 applicants Join to apply for the
Hardware Architect, GPU, ML IP
role at
Google Note: By applying to this position you will have an opportunity to share your preferred working location from the following:
Mountain View, CA, USA; San Diego, CA, USA . Minimum qualifications:
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 5 years of work experience in ASIC hardware architecture and silicon design.
Preferred qualifications:
Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture. Experience architecting and designing low power multimedia hardware IP for SoCs in the following areas: Camera ISP, video codecs, display, graphics and machine learning networks. Experience collaborating cross-functionally with product management, SoC architecture, IP design and verification, camera, video, machine learning algorithm and software development teams. Experience in architecting hardware and workflows for ultra low power SoC applications. Experience in micro architecture, power and performance optimization. Knowledge of interconnect/fabric, security, multi-level caching architectures.
About The Job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
In this role, you will contribute your ASIC architecture in hardware solutions for Camera ISP, Video, TPU, GPU and Display IP. You will collaborate with Camera, Video, Display, Machine Learning Algorithm teams to architect power, performance, area and IQ engaged hardware IP solutions and develop the architecture specifications used by the hardware IP design teams to implement the solutions within the SoC. You will work cross-functionally with many teams across Google to define engaged and differentiating user experiences on Google hardware devices and drive these user experiences into Google silicon.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
The US base salary range for this full-time position is $156,000-$229,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google .
Responsibilities
Define and deliver the hardware Graphics/Machine Learning IP architecture that meet engaged power, performance, area and image quality goals, which will require owning the targets through to tape-out and product launch. Collaborate with Graphics, Camera, Video, Display and Machine Learning software, system and algorithm engineers to co-develop and specify competitive hardware IP architectures for integration into SoCs. Collaborate with GPU, TPU, camera ISP, video and display hardware IP design teams across global sites to drive the hardware IP architecture specifications into design implementation for SoCs. Collaborate with SoC and System/Experience architects on meeting power, performance and area requirements at the SoC level for multimedia use cases and experiences. Perform detailed data analysis and tradeoff evaluations to improve multimedia architecture solutions.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form . Seniority level
Seniority level Not Applicable Employment type
Employment type Full-time Job function
Job function Other, Information Technology, and Engineering Industries Information Services and Technology, Information and Internet Referrals increase your chances of interviewing at Google by 2x Get notified about new Hardware Architect jobs in
San Diego, CA . Automotive Infotainment and ADAS Hardware Applications Engineer - Staff
Senior Silicon ATE Hardware Engineer, Kuiper Silicon Team
Hardware Engineer/ Reliability Engineer(CAD, IEEE or IEC or FDA Required) - Remote
IoT Hardware Applications Engineer - Senior
Graphics ASICS Hardware Design Engineer (San Diego/Santa Clara/Austin/Boxborough)
Senior Staff RF Hardware Design Engineer
San Diego, CA $140,000.00-$225,000.00 5 hours ago Multimedia/Graphics ASIC IP Hardware Architect
Principal Engineer, AI Accelerator Hardware/Board Design
Sr Hardware Design Engineer - PCIe Interface - Hybrid
Compute Hardware Applications Engineer - Senior
Static Timing Analysis Engineer, FullChip/ASIC Implementation
Low Power ASIC Engineer (Next-Gen, High-Speed Memory Subsystem)
Hardware Network Engineer OR Principal Hardware Network Engineer - R10192574
Graphics (GPU) Hardware Project Engineer
VLSI Design Engineer for Server / Data Center Products
Electrical Engineer, Instrumentation and Controls Firmware
SOC Infrastructure IP System HW Architect
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr