Logo
Esperanto.ai

SR. DESIGN VERIFICATION ENGINEER (Contractor or Full Time)

Esperanto.ai, Mountain View, California, us, 94039


Esperanto delivers high-performance, energy-efficient, and innovative computing solutions that are the compelling choice for the most demanding AI and non-AI applications. The changing, computationally intensive workloads of the machine learning era mandate a new clean-sheet solution, without the baggage of existing legacy architectures, or the programmability limitations of overspecialized hardware. Esperanto leverages the simple, elegant, open standard RISC-V ISA along with leading-edge system architectures to deliver flexibility, scalability, performance, and energy-efficiency advantages.About The RoleWe are looking for enthusiastic engineers to join the CPU/IP/SoC verification team. Working closely with the local design team, you will be responsible for verifying subsystems such as caches, memories, and interconnects, as well as their integration into the larger SoC. We are looking for highly talented, self-motivated, and versatile engineers that will push hardware to the highest performance and quality standards.ResponsibilitiesOwn, develop, and drive the full verification process of SoC functional blocksCreate verification content including testplans, test bench components, directed and constrained random tests, and functional coverageBroader responsibilities may include supporting full-chip simulation, emulation, and post-silicon bring upQualificationsAbility to clearly communicate across teams with multidisciplinary backgroundsBS or MS in EE3+ years of experience in CPU, IP or SoC verificationKnowledge of high-level verification flow methodology (testplan development, constrained random test generation and debug, coverage analysis and closure)Experience with a class-based testbench using SystemVerilog or similar languageExperience with UVM/OVM

is requiredExperience with C/C++ and assembly

is a plusExperience with Python, Perl, or other scripting languages

is a plusKnowledge of memory coherence, DDR, AXI/ACE

is a plusBenefitsBase salary range is $100,000 - $300,000The actual salary of a successful applicant may vary from the posted range based on a candidate’s experience, training, education, location and/or other legitimate business reasons.You will also be eligible for stock options and benefits.

#J-18808-Ljbffr