RICEFW Technologies
ASIC Emulation Engineer (Hybrid)
RICEFW Technologies, Sunnyvale, California, United States, 94087
Seeking a skilled ASIC Emulation Engineer with a strong background in System-on-Chip (SoC) design.
You will be responsible for developing and executing emulation strategies for complex ASIC designs, enabling early hardware/software co-development and system validation.
You will work closely with RTL designers, verification engineers, and software teams to ensure the functionality and performance of the SoC.
The ideal candidate should haveexperience with FPGA-based emulation platforms, strong debugging skills, and a deep understanding of SoC architecture and interfaces.
Key Responsibilities:•Develop and implement ASIC emulation plans for SoC designs.•Collaborate with cross-functional teams to validate hardware and software integration.•Debug and resolve issues in the emulation environment.•Optimize emulation performance and coverage.•Provide feedback to design and verification teams to improve design quality.
Qualifications:•Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.•Experience with FPGA-based emulation platforms (e.g., Synopsys, Cadence)•Strong knowledge of SoC architecture, RTL design, and verification.•Proficiency in Verilog/SystemVerilog and scripting languages.
You will be responsible for developing and executing emulation strategies for complex ASIC designs, enabling early hardware/software co-development and system validation.
You will work closely with RTL designers, verification engineers, and software teams to ensure the functionality and performance of the SoC.
The ideal candidate should haveexperience with FPGA-based emulation platforms, strong debugging skills, and a deep understanding of SoC architecture and interfaces.
Key Responsibilities:•Develop and implement ASIC emulation plans for SoC designs.•Collaborate with cross-functional teams to validate hardware and software integration.•Debug and resolve issues in the emulation environment.•Optimize emulation performance and coverage.•Provide feedback to design and verification teams to improve design quality.
Qualifications:•Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.•Experience with FPGA-based emulation platforms (e.g., Synopsys, Cadence)•Strong knowledge of SoC architecture, RTL design, and verification.•Proficiency in Verilog/SystemVerilog and scripting languages.