SOC Architecture, Principal Engineer

We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. You Are: A highly skilled and experienced SoC Architecture, Principal Engineer with a passion for innovation and a deep understanding of System-On-Chip (SoC) design. You possess a minimum of 12 years of experience in SoC architecture or micro-architecture, with a proven track record of writing design specifications and conducting PPA analysis and optimization. Your expertise spans various protocols such as PCIe, Ethernet, USB, DDR, and UCIe, as well as processor, interconnect, and bus architectures. Additionally, you have a strong background in SoC level clocking, reset, and low power architectures, and are well-versed in high-performance compute hardware/architecture design, including SoC interconnects and memory architectures. Your knowledge of performance prediction or modeling in an ARM-centric environment and familiarity with security architectures and building secure SoC designs are significant assets. You are comfortable with hardware/software co-design, trade-offs, and system-level optimization, and have experience with EDA tools and design flows. Your excellent presentational skills and ability to work across geographies and cultures make you an effective leader and mentor. What You’ll Be Doing: Lead the design and definition of SoC architecture, ensuring alignment with product goals and customer requirements for performance, power efficiency, and scalability. Collaborate closely with RTL designers, verification teams, physical design teams, and customers to ensure architectural features are properly implemented and optimized. Drive architectural trade-offs to optimize for power, performance, and area, balancing system-level and application-level requirements. Perform design space exploration, simulation, and modeling to evaluate architectural alternatives and identify the best options for performance and power efficiency. Ensure that the architecture integrates seamlessly with external interfaces, subsystems, and third-party IPs, enabling a cohesive and efficient design. Create detailed SoC architecture specifications, interface definitions, and block diagrams that clearly convey the design intent and functional requirements. Stay up-to-date with the latest advancements in SoC design, including emerging technologies and methodologies, and apply them to improve the performance and capabilities of new designs. Provide technical leadership and mentorship to design teams, guiding junior engineers in SoC architectural principles and best practices. Lead architectural development for complex SoC projects, ensuring successful delivery from concept to production, and solving complex architectural challenges along the way. The Impact You Will Have: Enhance Synopsys' reputation as a leader in SoC design by delivering innovative and high-performance SoC architectures. Drive the successful implementation of cutting-edge technologies in various market segments such as HPC/AI, Automotive, Aerospace and Defense, and Mobile. Contribute to the development of efficient and scalable SoC designs that meet customer requirements and industry standards. Optimize power, performance, and area metrics, leading to competitive advantages for Synopsys and its customers. Mentor and develop the next generation of SoC architects, fostering a culture of continuous learning and technical excellence. Shape the future of SoC design by staying current with industry trends and incorporating emerging technologies into new designs. What You’ll Need: Bachelor's or Master's degree in Electrical/Electronics/Computer Engineering or equivalent. Minimum of 12+ years’ experience in SoC architecture or micro-architecture, writing design specifications, and conducting PPA analysis and optimization. Good knowledge of various protocols (PCIe, Ethernet, USB, DDR, UCIe) and/or processor/interconnect/debug/bus architecture. Technical expertise in SoC level clocking, reset, and low power architectures. Hardware/architecture design of high-performance compute, including a good understanding of SoC system requirements, SoC interconnects, and memory architectures. Knowledge of performance prediction or modeling in an ARM-centric environment. Knowledge of security architectures and building secure SoC designs. Familiarity with hardware/software co-design, trade-offs, and system-level optimization. Background in EDA tools and design flows. Great presentational skills, and the ability to work across geographies and cultures are essential. Who You Are: You are a strategic thinker with excellent problem-solving skills and the ability to tackle complex architectural challenges. You possess strong communication and collaboration skills, enabling you to work effectively with cross-functional teams and customers. Your leadership and mentorship abilities inspire and guide junior engineers, fostering a culture of innovation and technical excellence. You are adaptable and open to learning, continuously staying current with industry trends and emerging technologies to drive the future of SoC design. The Team You’ll Be A Part Of: At SSG, we are a team of experts in various Synopsys technologies to deliver architecture, design, verification, implementation, tools, and methodology to enable our customers to complete their most challenging SoC design projects. Our work spans from sub-blocks to full turnkey end-to-end SoCs. Our customers range from start-ups to industry leaders, commercial companies, and government agencies. Rewards and Benefits: We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

#J-18808-Ljbffr