Logo
figure.ai

Senior FPGA Design Engineer

figure.ai, Sunnyvale, California, United States, 94087


Figure is an AI Robotics company developing a general purpose humanoid. Our Humanoid is designed for corporate tasks targeting labor shortages and jobs that are undesirable or unsafe. We are based in Sunnyvale, CA and require 5 days/week in-office collaboration.We are looking for an experienced FPGA Design Engineer to help us design critical hardware for our Humanoid.Responsibilities:Lead the design and implementation of complex FPGA-based systems from concept to production.Architect, design, implement, validate, and integrate FPGA logic designs (custom RTL and/or 3rd party IP).Conduct trade studies on new FPGA designs factoring in cost, size, power, 3rd party IP, and technology.Develop high-level and detailed design specifications based on system requirements.Create and optimize RTL designs using Verilog, SystemVerilog, or VHDL.Perform synthesis, place-and-route, and timing analysis to ensure design performance and reliability.Debug and resolve issues related to FPGA designs.Collaborate with electrical and software teams to integrate FPGA designs into larger systems.Requirements:5+ years of industry experience.Strong experience with FPGA-based camera systems, including image processing, camera interfaces, real-time video processing, and video compression algorithms.RTL design experience using Verilog, SystemVerilog, or VHDL.Experience with design verification and validation using simulation and hardware testing.In-depth knowledge of FPGA architectures and digital design principles.Experience with industry standards and protocols (PCIe, Ethernet, MIPI, DDR, etc).Experience with soft and hard processor blocks in an FPGA design (i.e. RISC-V, Microblaze, NIOS, etc).Experience working with various FPGAs and toolsuites (AMD, Altera, Lattice).Knowledge of embedded systems and software development.Hands-on experience with hardware debugging tools such as oscilloscopes, logic analyzers, and protocol analyzers.A good grasp of EE fundamentals.Bonus Qualifications:Proficiency in programming languages such as C/C++ and Python for embedded systems development.Experience with high-level synthesis (HLS) and FPGA-based DSP design.Experience with power electronics based FPGA designs.

#J-18808-Ljbffr