Logo
P. Chappel Associates, Inc.

Senior ASIC Design Engineers

P. Chappel Associates, Inc., Santa Clara, California, us, 95053


Front-end ASIC Design Engineers - Santa Clara, CAUnique opportunity to join an established international company in their US expansion. Working from the US headquarters, you will have the ability to be an impact player working with other exceptionally talented people. The Front-End ASIC Design Engineer will be a key person in this growing design department. Great opportunity to work on current, ongoing and upcoming new projects.Primary responsibilities include:Support customer’s design through all phases of ASIC execution.Ensure designs meet product performance requirements by performing related tasks. Contribute to microarchitecture, RTL design, synthesis, and timing closure.Ensure deadlines for project milestones are met.Work effectively with internal teams, including verification and physical design teams, some globally.Display a results-focused attitude and accomplish Company/Team goals.Required/Desired Qualifications:Bachelor’s Degree in EE or similar degree, MS preferred3-8++ years of professional design experienceHands-on ASIC front-end design, ideally in design services environments (product backgrounds acceptable)Experience interfacing with customers and full lifecycle of major projects in a small environment is requiredSkills Required – Micro-architecture at module/sub-system/chip-level; digital design of complex modules/sub-systems, with solid understanding of clock-domain crossings; integration of IPs/modules/sub-systems designed by internal/external teams; experience using AMBA bus protocols; System Verilog experience; Lint and CDC analysis; timing analysis; excellent debug skills; customer supportTeamwork, dedication, collaborative, strong communication and interpersonal skillsAbility to meet stringent deadlines and project timelinesSkills Desired – Experience in at least a few of these: CPU (preferably ARM), or GPU, or DSP; low-power design and verification; peripheral interfaces such as CSI, I3C, USB, PCIe; FPGA

#J-18808-Ljbffr