Logo
Eliyan

Firmware Engineer

Eliyan, San Francisco, California, United States, 94199


Join the leading chiplet startup! As an Eliyan FW Lead, you will be working at a fast-paced early stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will be developing FW for best-in-class PHYs and Controllers. You will work with a cross-functional team of experts that operate from first principles, innovate and push the envelope to create high-volume and high-performance manufacturable products. We offer a fun work environment with excellent benefits.

Key Responsibilities:

Define state-of-the-art FW development environment spanning compilers, build and source code control toolsDesign, develop, and test C/C++ based functions on pre-silicon verification environment, including hardware emulation platforms, through chip bring-upDefine and implement efficient methodologies to extract key performance indicators and telemetry for various PHY operating modesDefine customer facing API interfaces for PHY and controller productsDefine and support implementation of a flexible FW QA infrastructure for automated regressions of pre-silicon, emulation, and post-silicon test plansWork with cross functional teams across the company to deliver customer-ready productsInterview and ability to attract technically strong engineers for supporting various functions of FW deploymentWork with analog and digital teams during design and post-silicon bring-up phases for day 1 end-to-end path bring-up / debugDevelop plans and track progress to maintain aggressive development and deployment timelinesOwn FW architecture definition documentation and schedule cross-functional reviewsFull ownership of FW, API and customer specific debug GUI infrastructure.Minimum Qualifications:

M.S. or Ph.D in Electrical Engineering and related fields, or equivalentStrong bias for innovations across all aspects of FW design including effectively collaborating with chip architects and designs for efficient HW/SW partitioningMinimum eight years’ experience leading and delivering production quality FW on SerDes/IO/PHY productsStrong technical foundation and experience with analog, DSP and controller productsProven track record leading small teams in a start-up like environment to successful delivery of products into productionFull understanding of established and emerging design methodologies and flowsKnowledge of DRAM Controllers, DRAM PHYs, HBM Memory a plus

#J-18808-Ljbffr