Design Verification Engineer

Title: Design Verification Engineer

Location: Burlingame, CA - (Remote) - Candidates in Pacific time zone will be considered

Type: Contract

Duration: 12+ Months

Note: We are looking for a Design Verification Engineer with 5-15 years of relevant experience.

Responsibilities:

1. Understanding of Ethernet / project specifications.
2. Writing Test plan and coverage plan.
3. Write test cases/scenarios.
4. Update existing testbench components like generators, drivers, and monitors.
5. Debug existing tests failing in the regression.
6. Work on Subsystem and system level verification.

Mandatory Qualifications:

1. 5+ years of proven experience as a DV engineer.
2. Hands-on experience with SV (SystemVerilog) and UVM (Universal Verification Methodology).
3. Hands-on experience with Synopsys VCS / Verdi or Cadence Incisive tools.
4. Experience with UPF based simulation flow.
5. 2+ years of experience with C/C++.
6. Tcl and Python (or similar) scripting.

Nice to Have:

1. Power and performance FPGA validation.
2. Python scripting.
3. Experience with Power Aware GLS flow.
4. ASIC design experience.
5. Experience in formal property verification of complex compute blocks like DSP, CPU or HW accelerators.
6. Experience with complex SoCs.
7. Knowledge of coverage merging across simulation and formal.

#J-18808-Ljbffr