CV Library
Senior Principal Electrical Engineer
CV Library, Austin, Texas, us, 78716
Job DescriptionThe Performance Computing Power (PCP) group is seeking an experienced Digital IC Designer to join our expanding business focused on power management and multiphase solutions for CPUs and custom ASIC power.Responsibilities:
Product Definition:
Play a critical role in defining new products as a key member of the cross-functional team. Analyze trade-offs, drive closure on all essential aspects, and finalize specifications for new programs to ensure competitive and timely market launches.Architecture & Design:
Architect, design, and integrate low-power digital circuits for mixed-signal power management products in advanced process nodes. Develop detailed specifications for execution by medium-to-large teams.RTL Design:
Lead and oversee digital RTL design, ensuring compliance with timing, area, power, and relevant standards specifications.Design Flow Participation:
Participate in all phases of the digital and mixed-signal design flow, including micro-architecture, design partitioning, RTL Verilog/SystemVerilog design, timing constraints, synthesis, and interaction with P&R teams. Perform timing analysis, LINT, CDC, RDC, and UPF.Verification:
Work closely with analog and digital verification engineers to develop complex test scenarios for pre-silicon verification.AMS, DMS & Behavioral Models:
Support the analog team in developing AMS, SystemVerilog, or Verilog-Real behavioral models.Integration & Simulation:
Integrate designs at the top level and conduct block- and top-level simulations.DFT & Layout:
Contribute to DFT strategy and implementation, review test case development, and collaborate with P&R teams to generate layouts that meet timing, area, and power requirements.Debug & Documentation:
Assist with debugging top-level test benches and running RTL and gate-level simulations. Develop comprehensive chip-level and block design documentation.Design Reviews:
Lead and actively participate in key design reviews, ensuring the completion of various checklists.Problem Solving:
Document device errata, develop work-around solutions, and implement engineering changes as needed.Innovation & Strategy:
Uphold and inspire high standards for cost/performance, robustness, and quality. Contribute to product strategy, definition, roadmap, and planning in collaboration with key stakeholders.Cultural Leadership:
Embody and promote Renesas' culture and values.
#J-18808-Ljbffr
Product Definition:
Play a critical role in defining new products as a key member of the cross-functional team. Analyze trade-offs, drive closure on all essential aspects, and finalize specifications for new programs to ensure competitive and timely market launches.Architecture & Design:
Architect, design, and integrate low-power digital circuits for mixed-signal power management products in advanced process nodes. Develop detailed specifications for execution by medium-to-large teams.RTL Design:
Lead and oversee digital RTL design, ensuring compliance with timing, area, power, and relevant standards specifications.Design Flow Participation:
Participate in all phases of the digital and mixed-signal design flow, including micro-architecture, design partitioning, RTL Verilog/SystemVerilog design, timing constraints, synthesis, and interaction with P&R teams. Perform timing analysis, LINT, CDC, RDC, and UPF.Verification:
Work closely with analog and digital verification engineers to develop complex test scenarios for pre-silicon verification.AMS, DMS & Behavioral Models:
Support the analog team in developing AMS, SystemVerilog, or Verilog-Real behavioral models.Integration & Simulation:
Integrate designs at the top level and conduct block- and top-level simulations.DFT & Layout:
Contribute to DFT strategy and implementation, review test case development, and collaborate with P&R teams to generate layouts that meet timing, area, and power requirements.Debug & Documentation:
Assist with debugging top-level test benches and running RTL and gate-level simulations. Develop comprehensive chip-level and block design documentation.Design Reviews:
Lead and actively participate in key design reviews, ensuring the completion of various checklists.Problem Solving:
Document device errata, develop work-around solutions, and implement engineering changes as needed.Innovation & Strategy:
Uphold and inspire high standards for cost/performance, robustness, and quality. Contribute to product strategy, definition, roadmap, and planning in collaboration with key stakeholders.Cultural Leadership:
Embody and promote Renesas' culture and values.
#J-18808-Ljbffr