Sr. Digital Design Engineer

***Candidate must be willing to sit onsite in San Francisco or Pittsburgh, PA***Top SkillsMust have very strong system Verilog experience and some computer architecture experienceWants someone who hasn't worked from spec their whole career as wellLow-energy experience: clock gating, different ways to minimize circuit energy - come prepared to talk about that in interviewWriting UPF constraints would be a great additional skillKey ResponsibilitiesDesign, implement, and verify features from specification through synthesisImplement product features at the RTL-level targeting silicon implementationImplement product features at the RTL-level targeting FPGA emulation for verificationBuild unit testbench infrastructure to verify implemented featuresDesign of memory systems and digital integration of memory macros, including SRAM, MRAM, and othersInterface design components with external/vendor-provided IPUse industrial-strength digital design tools from RTL simulation through synthesis, which may include Cadence, Synopsys, Mentor/Siemens EDA, and ANSYS as necessaryProvide comprehensive feature and integration documentationInteract with physical design and digital verification team for pre-silicon verificationWork with physical design team to resolve RTL-level issues leading to DRC violationsWork with compiler and embedded software teams to develop, document, and implement features that span across the software-hardware boundary, including client’s dataflow ISARequired qualifications & experience7+ years of digital design experience with substantial experience designing for tape-outExperience running a digital design flow using industry-strength digital design and EDA toolsExperience with designing and implementing features in RTLExperience integrating digital IP with RTL-level implementationsExperience with pre-silicon verificationExperience with continuous integration and testing of digital designsExperience with version control and scripting languages (Python preferred)Experience with memory compiler toolchainsStrong attention to detail, good work ethic, ability to work on multiple projects simultaneously, and good communication skillsGood problem solving skillsDesired qualifications & experienceExperience designing compilersKnowledge of computer architectureKnowledge of physical design and ASIC implementationExperience with power and energy modeling (using tools like PowerArtist, Joules, etc.)Bachelor’s degree in related field required. Master’s or PhD. preferred.

#J-18808-Ljbffr